The effect of air/AlGaN and GaN/substrate polarization charges on the performances of GaN-based HEMTs have been investigated. We find that surface charges and, with a minor extend, GaN/substrate charges are responsible for the observed premature saturation of the dc output characteristics. Moreover, our work show that the polarization charges and holes trap appear as the source of the drain current collapse observed in GaN-based HEMTs.
Introduction
GaN-based FETs have successfully demonstrated unprecedented potential in radio frequency rf power and power electronics applications, featuring both high current saturation and high breakdown voltage [1] . Even though much progress has been achieved in the high-frequency performances , there are still some issues, which should be addressed, such as dc-to-rf current collapse [2] , temperature increase due to a large thermal resistance , and understandings of transport properties at high temperature. Among these issues, the current collapse is very important because the output power density at microwave frequencies is limited by this effect. Several mechanisms have been proposed as source for the current collapse such as gate bias-induced non-uniform strain, charging up of a second virtual gate [2] , and hot electron injection and trapping in the buffer [3] . Different approaches have proposed to eliminate the current collapse such as passivation with Si 3 N 4 film, and surface charge control with GaN cap layer. However, the explanation of the collapse phenomena is still an open issue and deserve further investigation. In this work measurements and numerical device simulation of the dc and rf current collapse phenomenon are reported. Numerical calculations show that air/AlGaN surface and/or GaN/substrate interface charges can explain by itself the dispersion observed experimentally.
Simulations and experimental results
A 2-D self-consistent Monte Carlo simulator has been used (see [4] and the references there in). The code is based on a four conduction valleys (Γ, A, M, K) and on three valence bands, where the non parabolicity factors are treated as fitting parameters and adjusted to reproduce a variety of published results. We have simulated a symmetric Al 0.26 GaN/GaN HEMT with gate length of 1.2 µm and drain source separation of 5 µm. The layer structure consists of a thick sapphire substrate, 1µm undoped GaN, 32 nm of undoped Al 0.26 GaN. At the GaN/AlGaN interface we have accounted for fixed positive polarization charges (σ) of 1.0x10 13 cm -2 , while negative polarization charges have been considered at the ungated AlGaN surface (σ top ) and at the GaN/substrate interface (σ bottom ). Fig. 1 shows the calculated and experimental (Alenia Marconi System device) dc currentvoltage transcharacteristics (I DS -V GS ) for the HEMT. As it can bee seen the current obtained by MC (solid curve) for the HEMT without surface and interface charges (σ top =0, σ bottom =0) is higher than the measured I DS -V GS (line with circle). The calculated current reaches 1100mA/mm at (V GS =0V) while the experimental current saturated at 400 mA/mm. Calculated pinch-off (-4.5V) is slightly higher than measurement (-4V). From this comparison it is obvious that additional mechanisms exist, capable of explaining the premature saturation of the drain current. We have first investigate the effect of the surface charges (σ top ) at the ungated surface of the HEMT. MC drain currents have been carried out for various density σ top while holding the GaN/substrate interface charges σ bottom =0. By increasing σ top the drain current (dashed line) drops continuously as well as its slope. Consequently the transconductance is reduced. The decreasing of the current is associated with a slight shift of the threshold toward higher voltages. Then, the MC simulator has been used to study the effect of substrate/GaN interface charges (σ bottom ) on the electrical output of the HEMT. Fig. 2 shows the calculated I DS -V GS for various σ bottom (σ top =0) compared with experimental current. The effect of the GaN/substrate charges σ bottom is to shift towards higher V GS the pinch-off bias. The interface charges have no effect on the slope of I DS -V GS and so on transconductance. In order to reproduce the measured current we have simulated the HEMT with both the surface charges σ top and interface charges σ bottom . We have found that the calculated drain current fits well the experiment if we consider σ top =8.0x10 12 cm -2 and σ bottom =5.0x10 12 cm -2 . We conclude that output characteristics of GaN based HEMT are mainly influenced by the surface charges and, with a minor extend, by the GaN/substrate polarization charges.
Since the Monte Carlo analysis is a time-consuming process, a 2-D Drift-Diffusion (using the code DESSIS-ISE) has been implemented and calibrated on MC results. In order to finger out the role of the surface charges, measurements and drift-diffusion simulations of unpassivated AlGaN/GaN HEMTs have been compared. These devices are grown by MOCVD on SiC substrates and characterized by a gate width/length of 150µm/0.7µm and by gate-source and gate-drain spacings of 0.7 µm and 2 µm, respectively. A positive fixed charge sheet having a density N + pol = 1.2x10 13 cm -2 was placed at the AlGaN/GaN heterointerface to account for positive polarization charge and a corresponding negative charge, N -pol , having the same density was put at the ungated AlGaN surface. Donor-like traps with an N TD density of 1.2x10 13 cm -2 were uniformly distributed within 5 Å from the surface over the ungated gate-source and gate-drain regions. Electron and hole capture cross sections were assumed to be 1x10 -15 cm 2 . Obtained experimental and simulation results can be summarized as follows. Experimental dc and pulsed output characteristics at V GS =0 V are reported in Fig. 3 for different pulse width values. As can be noted V GS pulses shorter than 1 ms induce a large current collapse. Fig. 4 shows normalized I D vs time waveforms measured in response to a turn-on V GS step (from -5 V to 0 V) at different temperatures. We found that these gate-lag waveforms can be described by a stretched exponential function. The time constant of this exponential function, τ ON , depends on temperature following an Arrhenius law. By plotting τ ON against 1/kT (see the inset of Fig. 4 ) an activation energy of 0.3±0.02 eV is extracted. Gate-lag and current-collapse effects comparable with those observed experimentally are reproduced by drift-diffusion simulations provided that surface traps are included and placed energetically at E T = E V +0.3 eV, i.e., if the extracted activation energy is interpreted as the energetic distance of traps from the top of the valence band (E V ), see ; ii) the turn-on time constant is thermally activated, (E T -E V ) being the associated activation energy. This provide an explanation for results in Fig. 4 . Our simulations can not account for non-ideal surface conduction mechanisms due to gate electron tunneling and/or surface electron hopping, and can not therefore be used to discriminate between the enlightened hole-trap mechanism and more conventional, electron-trap-based interpretations.
Conclusion
MC and experimental dc transfer characteristics I DS -V GS have been compared. We find that experimental dc drain current is 2 times lower than calculation if surface and GaN/substrate polarization charges are neglected. A good agreement is, however, obtained as soon as these two polarization charge contributions are considered. Drift-diffusion simulations incorporating polarization charges and surface donor-like traps, energetically located relatively close to the top of the valence band, are able to reproduce gate-lag. The associated current-collapse effects compares well with those observed experimentally, without requiring non-ideal surface conduction mechanisms to be invoked. Within the proposed interpretation, surface deep levels behave as hole traps and the observed delayed turn-on transients are attributed to hole capture by surface traps. 
